Skip to main content

Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD


Volume 5 Issue 4 September - November 2017
Research Paper
Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD
Bolla Madhusudan Reddy*, Y. V. Siva Reddy**, M. Vijaya Kumar***
* Research Scholar, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India.
** Professor, Board of Studies Member, and Director of Research and Development, G. Pulla Reddy Engineering College, Kurnool, Andhra Pradesh, India.
*** Professor and Director of Admissions, Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India.
Reddy, B. M., Reddy, Y. V. S., Kumar, M. V. (2017). Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD. i-manager’s Journal on Circuits and Systems, 5(4), 20-26.https://doi.org/10.26634/jcir.5.4.13941
Abstract
This paper proposed a high level novel cascaded multilevel inverter which has less number of switches and less number of sources. Generally, industries are used high level multilevel inverters for meeting large power demand. In order to get quality output voltage, authors required multilevel inverters than conventional inverters. In this paper, an authors proposed new structure of sub multilevel inverter with less number of switches and less number of DC sources. A high level novel cascaded multilevel inverter is proposed, which is cascaded combination of newly proposed sub multilevel inverters. Over all number of switches is less in proposed high level novel multilevel inverter. This novel high level cascaded multilevel inverter is implemented in symmetrical as well as asymmetrical forms. The optimal structure is possible with asymmetrical form which has fewer switches, less sources and less standing voltages than symmetrical form. The proposed topology is compared with respect to existing topology such as cascaded H bridge by considering number of components such as number of switches and IGBTs, etc. This proposed high level novel multilevel inverter is verified with computer simulation.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more