Skip to main content

Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD


Volume 5 Issue 4 September - November 2017
Research Paper
Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD
Bolla Madhusudan Reddy*, Y. V. Siva Reddy**, M. Vijaya Kumar***
* Research Scholar, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India.
** Professor, Board of Studies Member, and Director of Research and Development, G. Pulla Reddy Engineering College, Kurnool, Andhra Pradesh, India.
*** Professor and Director of Admissions, Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India.
Reddy, B. M., Reddy, Y. V. S., Kumar, M. V. (2017). Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD. i-manager’s Journal on Circuits and Systems, 5(4), 20-26.https://doi.org/10.26634/jcir.5.4.13941
Abstract
This paper proposed a high level novel cascaded multilevel inverter which has less number of switches and less number of sources. Generally, industries are used high level multilevel inverters for meeting large power demand. In order to get quality output voltage, authors required multilevel inverters than conventional inverters. In this paper, an authors proposed new structure of sub multilevel inverter with less number of switches and less number of DC sources. A high level novel cascaded multilevel inverter is proposed, which is cascaded combination of newly proposed sub multilevel inverters. Over all number of switches is less in proposed high level novel multilevel inverter. This novel high level cascaded multilevel inverter is implemented in symmetrical as well as asymmetrical forms. The optimal structure is possible with asymmetrical form which has fewer switches, less sources and less standing voltages than symmetrical form. The proposed topology is compared with respect to existing topology such as cascaded H bridge by considering number of components such as number of switches and IGBTs, etc. This proposed high level novel multilevel inverter is verified with computer simulation.

Comments

Post a Comment

Popular posts from this blog

Continuous Overvoltage Characteristics of Surge Protected Power Strips

Volume 5 Issue 4 September - November 2017 Research Paper Continuous Overvoltage Characteristics of Surge Protected Power Strips Cengiz Polat* Assistant Professor, Department of Electrical and Electronics Engineering, Istanbul University, Istanbul, Turkey. Uzunoglu, C. P. (2017). Continuous Over Voltage Characteristics of Surge Protected Power Strips.  i-manager’s Journal on Circuits and Systems,  5(4), 1-7.  https://doi.org/10.26634/jcir.5.4.13938 Abstract Increasing applications of constantly developing electronic devices require delicate voltage and current protection. Although the electrical network is monitored continuously, undesired over currents and over voltages may occur on the distribution system due to failures. Most of the electronic switch gear is connected via surge protected power strips in indoor applications, where current protection is vital. Surge protected power strips are usually manufactured based on Metal Oxide Varistors (MOVs) ...
Post a Comment
Read more

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Volume 1 Issue 4 September - November 2013 Research Paper Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop M.Karthick*, S. Vijayakumar** *PG Scholar, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. **Associate Professor, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. Karthick, M. and Vijayakumar, S. (2013). Reduced Wire length-Based Low Power Performance Of Multibit Flip-Flop.  i-manager’s Journal on Circuits and Systems , 1(4), 22-26.  https://doi.org/10.26634/jcir.1.4.2593 Abstract Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is p...
Post a Comment
Read more

A Review on Control strategies for LFC in Deregulated Scenario

Volume 1 Issue 1 December - February 2013 Review Paper A Review on Control strategies for LFC in Deregulated Scenario T. Anilkumar*, N. Venkata ramana** * Associate Professor, EEE Department, ACE Engineering College, Ghatkesar, Hyderabad, AP, India. ** Professor and Head of Deportment, EEE Department, JNTU Mantini, AP, India. Kumar, T. A., and Ramana, N., (2013). A Review On Control Strategies For LFC In Deregulated Scenario.  i-manager’s Journal on Circuits and Systems , 1(1), 27-36.  https://doi.org/10.26634/jcir.1.1.2197 Abstract In power system studies, Load frequency control is an important issue to supply sufficient and reliable electric power with good quality. The main objective of LFC is to maintain load frequency and tie-line power flow within permissible limits by adjusting megawatt output of LFC generators, so as to accommodate fluctuating load demands. This paper presents a brief review of different control techniques to researchers on design...
Post a Comment
Read more