Skip to main content

Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD


Volume 5 Issue 4 September - November 2017
Research Paper
Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD
Bolla Madhusudan Reddy*, Y. V. Siva Reddy**, M. Vijaya Kumar***
* Research Scholar, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India.
** Professor, Board of Studies Member, and Director of Research and Development, G. Pulla Reddy Engineering College, Kurnool, Andhra Pradesh, India.
*** Professor and Director of Admissions, Department of Electrical and Electronics Engineering, Jawaharlal Nehru Technological University, Anantapur, Andhra Pradesh, India.
Reddy, B. M., Reddy, Y. V. S., Kumar, M. V. (2017). Design of 63 Level Optimal Novel Cascaded Multilevel Inverter With Reduced Number of Switches and THD. i-manager’s Journal on Circuits and Systems, 5(4), 20-26.https://doi.org/10.26634/jcir.5.4.13941
Abstract
This paper proposed a high level novel cascaded multilevel inverter which has less number of switches and less number of sources. Generally, industries are used high level multilevel inverters for meeting large power demand. In order to get quality output voltage, authors required multilevel inverters than conventional inverters. In this paper, an authors proposed new structure of sub multilevel inverter with less number of switches and less number of DC sources. A high level novel cascaded multilevel inverter is proposed, which is cascaded combination of newly proposed sub multilevel inverters. Over all number of switches is less in proposed high level novel multilevel inverter. This novel high level cascaded multilevel inverter is implemented in symmetrical as well as asymmetrical forms. The optimal structure is possible with asymmetrical form which has fewer switches, less sources and less standing voltages than symmetrical form. The proposed topology is compared with respect to existing topology such as cascaded H bridge by considering number of components such as number of switches and IGBTs, etc. This proposed high level novel multilevel inverter is verified with computer simulation.

Comments

Post a Comment

Popular posts from this blog

An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive

Volume 2 Issue 1 December - February 2014 Research Paper An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive Ayyappa Srinivasan M G*, Nirmal Singh** *Assistant Professor, Department of Electrical and Electronics Engineering, St.Mother Theresa Engineering College, Tuticorin, India. **Professor, Department of Electronics and Communication Engineering, V.V. College of Engineering, Tisayanvilai, India Srinivasan, A.M.G and Singh, N. N (2014). An Improved Multilevel Inverter With Lesser Number of Switches for an Induction Motor Drive.  i-manager’s Journal on Circuits and Systems , 2(1), 7-14.  https://doi.org/10.26634/jcir.2.1.2783 Abstract An improved three level inverter scheme, with less number of switches, having the features of common mode voltage elimination, DC link capacitor voltage balancing, and minimization and equalization of voltage stress across the switches, for an open end winding induction motor drive, h...
Post a Comment
Read more

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Volume 1 Issue 4 September - November 2013 Research Paper Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop M.Karthick*, S. Vijayakumar** *PG Scholar, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. **Associate Professor, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. Karthick, M. and Vijayakumar, S. (2013). Reduced Wire length-Based Low Power Performance Of Multibit Flip-Flop.  i-manager’s Journal on Circuits and Systems , 1(4), 22-26.  https://doi.org/10.26634/jcir.1.4.2593 Abstract Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is p...
Post a Comment
Read more

Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer

Volume 1 Issue 1 December - February 2013 Research Paper Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer S.Padmini*, Subransu Sekhar Dash**, S. Chandrasekhar***, Priyanka Vedula**** * Assistant Professor, SRM University. ** Professor and Head, Department of EEE, SRM University, Shruti. ***-**** B. Tech Student, SRM University. Padmini, S., Dash, S. S., Chandrasekhar, S. and Vedula, P. (2013). Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer.  i-manager’s Journal on Circuits and Systems , 1(1), 10-15.  https://doi.org/10.26634/jcir.1.1.2194 Abstract Advances Differential prot ecti on system is us e d t o protect most of the power transformers in power systems. The protection system is based on the differential currents/voltages of the primary an d secondary of the transformers under fault conditions and under normal operating conditions. The inrus currents or the magnetizing currents are generated in the...
Post a Comment
Read more