Skip to main content

Leakage Power Reduction Using Multi Modal Driven Hierarchical Power Mode Switches


Volume 6 Issue 2 March - May 2018
Research Paper
Leakage Power Reduction Using Multi Modal Driven Hierarchical Power Mode Switches
Chandra Sekhar Reddy*, P. Ramana Reddy **
*Research Scholar, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India.
** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India..
Reddy, M. C. S., and Reddy, P. R. (2018). Leakage Power Reduction Using Multi Modal Driven Hierarchical Power Mode Switches. i-manager’s Journal on Circuits and Systems, 6(2), 1-7 https://doi.org/10.26634/jcir.6.2.14291
Abstract
This article presents a scalable power-gating scheme approach to reduce leakage power using intermediate poweroff modes. An important limitation in power-gating scheme is its variations with wakeup time during activation mode changes, as is often the case. The authors have proposed a novel power-gating scheme that are accomplished by hierarchical mode activation to reduce worst case delay bound. The system combines the advantages of leakage power reduction and wake up time optimization. The influence of power-gating scheme on circuit performance is studied and concluded that finite power-off modes, scalable modes are important for good performance. Key selection of power-off modes over entire circuit is complex and it is computationally more expensive. To get more accurate modes with finite trade off in wake up time, this new approach gives near-perfect ways of isolating modes from other changes. The complete power-gating scheme system was evaluated on a multiplier logic core as a test sample and also compared against well known power-gating schemes.

Comments

Post a Comment

Popular posts from this blog

An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive

Volume 2 Issue 1 December - February 2014 Research Paper An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive Ayyappa Srinivasan M G*, Nirmal Singh** *Assistant Professor, Department of Electrical and Electronics Engineering, St.Mother Theresa Engineering College, Tuticorin, India. **Professor, Department of Electronics and Communication Engineering, V.V. College of Engineering, Tisayanvilai, India Srinivasan, A.M.G and Singh, N. N (2014). An Improved Multilevel Inverter With Lesser Number of Switches for an Induction Motor Drive.  i-manager’s Journal on Circuits and Systems , 2(1), 7-14.  https://doi.org/10.26634/jcir.2.1.2783 Abstract An improved three level inverter scheme, with less number of switches, having the features of common mode voltage elimination, DC link capacitor voltage balancing, and minimization and equalization of voltage stress across the switches, for an open end winding induction motor drive, h...
Post a Comment
Read more

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Volume 1 Issue 4 September - November 2013 Research Paper Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop M.Karthick*, S. Vijayakumar** *PG Scholar, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. **Associate Professor, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. Karthick, M. and Vijayakumar, S. (2013). Reduced Wire length-Based Low Power Performance Of Multibit Flip-Flop.  i-manager’s Journal on Circuits and Systems , 1(4), 22-26.  https://doi.org/10.26634/jcir.1.4.2593 Abstract Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is p...
Post a Comment
Read more

Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer

Volume 1 Issue 1 December - February 2013 Research Paper Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer S.Padmini*, Subransu Sekhar Dash**, S. Chandrasekhar***, Priyanka Vedula**** * Assistant Professor, SRM University. ** Professor and Head, Department of EEE, SRM University, Shruti. ***-**** B. Tech Student, SRM University. Padmini, S., Dash, S. S., Chandrasekhar, S. and Vedula, P. (2013). Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer.  i-manager’s Journal on Circuits and Systems , 1(1), 10-15.  https://doi.org/10.26634/jcir.1.1.2194 Abstract Advances Differential prot ecti on system is us e d t o protect most of the power transformers in power systems. The protection system is based on the differential currents/voltages of the primary an d secondary of the transformers under fault conditions and under normal operating conditions. The inrus currents or the magnetizing currents are generated in the...
Post a Comment
Read more