Volume 6 Issue 2 March - May 2018
Research Paper
Chandra Sekhar Reddy*, P. Ramana
Reddy **
*Research Scholar, Department of
Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra
Pradesh, India.
** Professor, Department of
Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra
Pradesh, India..
Reddy, M. C. S., and Reddy, P. R.
(2018). Leakage Power Reduction Using Multi Modal Driven Hierarchical Power
Mode Switches. i-manager’s Journal on Circuits and Systems, 6(2),
1-7 https://doi.org/10.26634/jcir.6.2.14291
Abstract
This article
presents a scalable power-gating scheme approach to reduce leakage power using
intermediate poweroff modes. An important limitation in power-gating scheme is
its variations with wakeup time during activation mode changes, as is often the
case. The authors have proposed a novel power-gating scheme that are
accomplished by hierarchical mode activation to reduce worst case delay bound.
The system combines the advantages of leakage power reduction and wake up time
optimization. The influence of power-gating scheme on circuit performance is
studied and concluded that finite power-off modes, scalable modes are important
for good performance. Key selection of power-off modes over entire circuit is
complex and it is computationally more expensive. To get more accurate modes
with finite trade off in wake up time, this new approach gives near-perfect
ways of isolating modes from other changes. The complete power-gating scheme
system was evaluated on a multiplier logic core as a test sample and also compared
against well known power-gating schemes.
Comments
Post a Comment