Skip to main content

A Novel Implementation of Logic Gates Design Using High Electron Mobility Transistor


Research Paper
A Novel Implementation of Logic Gates Design Using High Electron Mobility Transistor
V. Ganesan*
Assistant Professor, Department of Electronics and Telecommunication Engineering, Sathyabama University, Chennai, India.
Ganesan, V. (2015). A Novel Implementation of Logic Gates Design Using High Electron Mobility Transistor. i-manager’s Journal on Circuits and Systems, 3(2), 14-18. https://doi.org/10.26634/jcir.3.2.3410
Abstract
The next generation of logic gate devices is expected to depend upon radically new technologies mainly due to the increasing difficulties and limitations of existing MOS technology. The high electron mobility transistor (HEMT) should ideally be the best device to work for high performance VLSI circuit design. This paper enumerates the design of high speed logic gates NOR, NAND, and NOT using AlGaN/GaN high electron mobility transistor (HEMT). This high electron mobility transistor is a novel device that is projected to outperform scaled CMOS technologies. The high electron mobility transistor based devices offers high mobility, high carrier velocity for fast switching. The p-type or n-type switching behavior depends upon the polarity gate voltage. The logic gates are designed by TTL logic, so the power consumption is less in this logic gates. It can be efficiently used in VLSI ICs. PSPICE simulations have been performed on the logic gates designed using both these technologies and their output behaviors have been extensively studied at different supply voltages keeping the designs at room temperature. The performances are evaluated in terms of power, delay and PDP to show that it is possible to reduce the delay and power consumption of the logic gates by replacing the CMOS transistors of the design with the emerging high electron mobility transistor(HEMT). The simulation results of the proposed logic gates appear to have better speed of operation. It can be suitable for SPICE simulation of hybrid digital Ics.

Comments

Post a Comment

Popular posts from this blog

An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive

Volume 2 Issue 1 December - February 2014 Research Paper An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive Ayyappa Srinivasan M G*, Nirmal Singh** *Assistant Professor, Department of Electrical and Electronics Engineering, St.Mother Theresa Engineering College, Tuticorin, India. **Professor, Department of Electronics and Communication Engineering, V.V. College of Engineering, Tisayanvilai, India Srinivasan, A.M.G and Singh, N. N (2014). An Improved Multilevel Inverter With Lesser Number of Switches for an Induction Motor Drive.  i-manager’s Journal on Circuits and Systems , 2(1), 7-14.  https://doi.org/10.26634/jcir.2.1.2783 Abstract An improved three level inverter scheme, with less number of switches, having the features of common mode voltage elimination, DC link capacitor voltage balancing, and minimization and equalization of voltage stress across the switches, for an open end winding induction motor drive, h...
Post a Comment
Read more

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Volume 1 Issue 4 September - November 2013 Research Paper Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop M.Karthick*, S. Vijayakumar** *PG Scholar, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. **Associate Professor, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. Karthick, M. and Vijayakumar, S. (2013). Reduced Wire length-Based Low Power Performance Of Multibit Flip-Flop.  i-manager’s Journal on Circuits and Systems , 1(4), 22-26.  https://doi.org/10.26634/jcir.1.4.2593 Abstract Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is p...
Post a Comment
Read more

Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer

Volume 1 Issue 1 December - February 2013 Research Paper Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer S.Padmini*, Subransu Sekhar Dash**, S. Chandrasekhar***, Priyanka Vedula**** * Assistant Professor, SRM University. ** Professor and Head, Department of EEE, SRM University, Shruti. ***-**** B. Tech Student, SRM University. Padmini, S., Dash, S. S., Chandrasekhar, S. and Vedula, P. (2013). Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer.  i-manager’s Journal on Circuits and Systems , 1(1), 10-15.  https://doi.org/10.26634/jcir.1.1.2194 Abstract Advances Differential prot ecti on system is us e d t o protect most of the power transformers in power systems. The protection system is based on the differential currents/voltages of the primary an d secondary of the transformers under fault conditions and under normal operating conditions. The inrus currents or the magnetizing currents are generated in the...
Post a Comment
Read more