Skip to main content

An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive


Volume 2 Issue 1 December - February 2014
Research Paper
Ayyappa Srinivasan M G*, Nirmal Singh**
*Assistant Professor, Department of Electrical and Electronics Engineering, St.Mother Theresa Engineering College, Tuticorin, India.
**Professor, Department of Electronics and Communication Engineering, V.V. College of Engineering, Tisayanvilai, India
Srinivasan, A.M.G and Singh, N. N (2014). An Improved Multilevel Inverter With Lesser Number of Switches for an Induction Motor Drive. i-manager’s Journal on Circuits and Systems, 2(1), 7-14. https://doi.org/10.26634/jcir.2.1.2783
Abstract
An improved three level inverter scheme, with less number of switches, having the features of common mode voltage elimination, DC link capacitor voltage balancing, and minimization and equalization of voltage stress across the switches, for an open end winding induction motor drive, have been proposed in this paper. Open-end winding induction motor, when fed from its two ends by a three level inverter, suffers from the drawbacks of common mode voltage, which causes current to flow through its bearings along with the shaft and that type of capacitor voltage unbalance, causes current to flow through the neutral point. Further, such inverters require a large number of switches, which lead to higher switching losses and unequal voltage stress in the switches. A new inverter topology with less number of switches, that gets rid of the problems of common mode voltage and DC link capacitor voltage unbalance along with reduced and equalized voltage stresses in the switches, has been proposed in this paper. The simulation and the hardware results of the proposed topology show smoother output voltages across the machine phases.

Comments

Popular posts from this blog

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Volume 1 Issue 4 September - November 2013 Research Paper Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop M.Karthick*, S. Vijayakumar** *PG Scholar, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. **Associate Professor, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. Karthick, M. and Vijayakumar, S. (2013). Reduced Wire length-Based Low Power Performance Of Multibit Flip-Flop.  i-manager’s Journal on Circuits and Systems , 1(4), 22-26.  https://doi.org/10.26634/jcir.1.4.2593 Abstract Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is p...

Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer

Volume 1 Issue 1 December - February 2013 Research Paper Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer S.Padmini*, Subransu Sekhar Dash**, S. Chandrasekhar***, Priyanka Vedula**** * Assistant Professor, SRM University. ** Professor and Head, Department of EEE, SRM University, Shruti. ***-**** B. Tech Student, SRM University. Padmini, S., Dash, S. S., Chandrasekhar, S. and Vedula, P. (2013). Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer.  i-manager’s Journal on Circuits and Systems , 1(1), 10-15.  https://doi.org/10.26634/jcir.1.1.2194 Abstract Advances Differential prot ecti on system is us e d t o protect most of the power transformers in power systems. The protection system is based on the differential currents/voltages of the primary an d secondary of the transformers under fault conditions and under normal operating conditions. The inrus currents or the magnetizing currents are generated in the...