Skip to main content

Design Of a Novel Gated 5T SRAM Cell with Low Power Dissipation in Active and Sleep Mode


Volume 2 Issue 4 September - November 2014
Research Paper
Design Of a Novel Gated 5T SRAM Cell with Low Power Dissipation in Active and Sleep Mode
K. Neelima*, K. C. Lakshmi Narayana**
* M.Tech Student, Department of ECE, Siddartha Educational Academy Group of Institutions, Chinthagunta (V), Near C.Gollapalli, Tirupati.
** Assistant Professor, Department of ECE,Siddartha Educational Academy Group of Institutions, Chinthagunta (V), Near C.Gollapall , Tirupati.
Neelima, K., and Narayana, K. C. L. (2014). Design Of a Novel Gated 5T SRAM Cell with Low Power Dissipation in Active and Sleep Mode. i-manager’s Journal on Circuits and Systems, 2(4), 13-20. https://doi.org/10.26634/jcir.2.4.3220
Abstract
As technology scales down, the leakage power becomes dominant due to the second order effects of the transistors. The leakage power aids in considerable increase of the total power dissipation of the device. The existing SRAM cells at submicron region dissipate more power and become in stable in spite of applying low power techniques like multithreshold logic, body biasing techniques, stacked structures etc. This paper concentrates on low power highly stable SRAM cell using only five transistors and a low power technique called Gated Bias Technique. In this paper, the schematics are developed using Digital Schematic Tool and the corresponding layouts are developed using Microwind Tool. The designs are optimized for low area with good stability and low power dissipation. Further they are compared for various Technologies downline from 180nm to 90nm.

Comments

Post a Comment

Popular posts from this blog

An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive

Volume 2 Issue 1 December - February 2014 Research Paper An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive Ayyappa Srinivasan M G*, Nirmal Singh** *Assistant Professor, Department of Electrical and Electronics Engineering, St.Mother Theresa Engineering College, Tuticorin, India. **Professor, Department of Electronics and Communication Engineering, V.V. College of Engineering, Tisayanvilai, India Srinivasan, A.M.G and Singh, N. N (2014). An Improved Multilevel Inverter With Lesser Number of Switches for an Induction Motor Drive.  i-manager’s Journal on Circuits and Systems , 2(1), 7-14.  https://doi.org/10.26634/jcir.2.1.2783 Abstract An improved three level inverter scheme, with less number of switches, having the features of common mode voltage elimination, DC link capacitor voltage balancing, and minimization and equalization of voltage stress across the switches, for an open end winding induction motor drive, h...
Post a Comment
Read more

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Volume 1 Issue 4 September - November 2013 Research Paper Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop M.Karthick*, S. Vijayakumar** *PG Scholar, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. **Associate Professor, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. Karthick, M. and Vijayakumar, S. (2013). Reduced Wire length-Based Low Power Performance Of Multibit Flip-Flop.  i-manager’s Journal on Circuits and Systems , 1(4), 22-26.  https://doi.org/10.26634/jcir.1.4.2593 Abstract Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is p...
Post a Comment
Read more

Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer

Volume 1 Issue 1 December - February 2013 Research Paper Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer S.Padmini*, Subransu Sekhar Dash**, S. Chandrasekhar***, Priyanka Vedula**** * Assistant Professor, SRM University. ** Professor and Head, Department of EEE, SRM University, Shruti. ***-**** B. Tech Student, SRM University. Padmini, S., Dash, S. S., Chandrasekhar, S. and Vedula, P. (2013). Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer.  i-manager’s Journal on Circuits and Systems , 1(1), 10-15.  https://doi.org/10.26634/jcir.1.1.2194 Abstract Advances Differential prot ecti on system is us e d t o protect most of the power transformers in power systems. The protection system is based on the differential currents/voltages of the primary an d secondary of the transformers under fault conditions and under normal operating conditions. The inrus currents or the magnetizing currents are generated in the...
Post a Comment
Read more