Skip to main content

Multi Input Single Output Biquadratic Universal Filter using OTRA


Volume 3 Issue 3 June - August 2015
Research Paper
Multi Input Single Output Biquadratic Universal Filter using OTRA
Romita Mullick*, Neeta Pandey**, Rajeshwari Pandey***
* PG Scholar, Department of Electrical Engineering, University of Pennsylvania.
**-*** Associate Professor, Department of Electronics and Communication Engineering, Delhi Technological University, Delhi, India.
Mullick, R., Pandey, N., and Pandey, R. (2015). Multi Input Single Output Biquadratic Universal Filter using OTRA. i-manager’s Journal on Circuits and Systems, 3(3), 30-37. https://doi.org/10.26634/jcir.3.3.4783
Abstract
This paper proposes a Multi Input Single Output (MISO) voltage-mode universal biquadratic filter employing Operational Transresistance Amplifier (OTRA) as anactive element. All five standard filter functions namely Low Pass(LP), High Pass(HP), Band Pass(BP), Band Reject (BR) and All Pass (AP) are realized from the same circuit topology through appropriate input selections. The quality factor of the proposed configuration can be controlled independent of the angular frequency. Internally grounded input terminals of OTRA, render the proposed circuit insensitive to parasitic capacitances. The effect of non-ideal behaviour of the OTRA on the circuit performance is also analysed. Workability of the proposed filter is verified through SPICE simulations using 0.5 μm CMOS process parameters and the simulation results are in close agreement to the theoretical values.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more