Skip to main content

Performance of Fault Detection And Location Algorithms For Power Transmission Lines


Volume 1 Issue 2 March - May 2013
Research Paper
Performance of Fault Detection And Location Algorithms For Power Transmission Lines
Sk.Nazeer*, B.R.K. Varma**
* Deportment of Electrical and Electronics Engineering, S.R.K.R Engineering College, Bhimavaram, Andhra Pradesh, India.
** Professor and Head of the Department, Electrical and Electronics Engineering, S.R.K.R Engineering College, Bhimavaram, AP, India.
Nazeer, Sk and Varma, B. R. K. (2013). Performance Of Fault Detection And Location Algorithms For Power Transmission Lines. i-manager’s Journal on Circuits and Systems, 1(2), 28-35. https://doi.org/10.26634/jcir.1.2.2292
Abstract
Any reliable transmission line protection scheme is expected to quickly detect faults and isolate the faulted section immediately. Ability to locate the fault, further helps fast restoration of service in case of permanent faults or identifying the weak spots in the system. This paper explores different fault detection and location algorithms and their performance is analyzed using different types of faults, fault resistance and inception angles. Influence of series compensation on fault location is also studied. Two fault detection techniques i.e. moving-sum approach and cumulative-sum approach are evaluated. Fault location is done by using travelling wave theory, which is utilized in capturing the travel time of the transients along the monitored lines between the fault point and relay. Wavelet transform is used for analyzing power system fault transients in order to capture the travel time. Performance of location algorithms for both single ended and two ended measurements is analyzed. Results of the performance studies on the algorithms for detection and the location with compensated and uncompensated lines are presented. The performance of the algorithm is tested in MATLAB simulation environment.


Comments

Post a Comment

Popular posts from this blog

An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive

Volume 2 Issue 1 December - February 2014 Research Paper An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive Ayyappa Srinivasan M G*, Nirmal Singh** *Assistant Professor, Department of Electrical and Electronics Engineering, St.Mother Theresa Engineering College, Tuticorin, India. **Professor, Department of Electronics and Communication Engineering, V.V. College of Engineering, Tisayanvilai, India Srinivasan, A.M.G and Singh, N. N (2014). An Improved Multilevel Inverter With Lesser Number of Switches for an Induction Motor Drive.  i-manager’s Journal on Circuits and Systems , 2(1), 7-14.  https://doi.org/10.26634/jcir.2.1.2783 Abstract An improved three level inverter scheme, with less number of switches, having the features of common mode voltage elimination, DC link capacitor voltage balancing, and minimization and equalization of voltage stress across the switches, for an open end winding induction motor drive, h...
Post a Comment
Read more

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Volume 1 Issue 4 September - November 2013 Research Paper Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop M.Karthick*, S. Vijayakumar** *PG Scholar, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. **Associate Professor, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. Karthick, M. and Vijayakumar, S. (2013). Reduced Wire length-Based Low Power Performance Of Multibit Flip-Flop.  i-manager’s Journal on Circuits and Systems , 1(4), 22-26.  https://doi.org/10.26634/jcir.1.4.2593 Abstract Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is p...
Post a Comment
Read more

Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer

Volume 1 Issue 1 December - February 2013 Research Paper Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer S.Padmini*, Subransu Sekhar Dash**, S. Chandrasekhar***, Priyanka Vedula**** * Assistant Professor, SRM University. ** Professor and Head, Department of EEE, SRM University, Shruti. ***-**** B. Tech Student, SRM University. Padmini, S., Dash, S. S., Chandrasekhar, S. and Vedula, P. (2013). Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer.  i-manager’s Journal on Circuits and Systems , 1(1), 10-15.  https://doi.org/10.26634/jcir.1.1.2194 Abstract Advances Differential prot ecti on system is us e d t o protect most of the power transformers in power systems. The protection system is based on the differential currents/voltages of the primary an d secondary of the transformers under fault conditions and under normal operating conditions. The inrus currents or the magnetizing currents are generated in the...
Post a Comment
Read more