Skip to main content

Performance of Fault Detection And Location Algorithms For Power Transmission Lines


Volume 1 Issue 2 March - May 2013
Research Paper
Performance of Fault Detection And Location Algorithms For Power Transmission Lines
Sk.Nazeer*, B.R.K. Varma**
* Deportment of Electrical and Electronics Engineering, S.R.K.R Engineering College, Bhimavaram, Andhra Pradesh, India.
** Professor and Head of the Department, Electrical and Electronics Engineering, S.R.K.R Engineering College, Bhimavaram, AP, India.
Nazeer, Sk and Varma, B. R. K. (2013). Performance Of Fault Detection And Location Algorithms For Power Transmission Lines. i-manager’s Journal on Circuits and Systems, 1(2), 28-35. https://doi.org/10.26634/jcir.1.2.2292
Abstract
Any reliable transmission line protection scheme is expected to quickly detect faults and isolate the faulted section immediately. Ability to locate the fault, further helps fast restoration of service in case of permanent faults or identifying the weak spots in the system. This paper explores different fault detection and location algorithms and their performance is analyzed using different types of faults, fault resistance and inception angles. Influence of series compensation on fault location is also studied. Two fault detection techniques i.e. moving-sum approach and cumulative-sum approach are evaluated. Fault location is done by using travelling wave theory, which is utilized in capturing the travel time of the transients along the monitored lines between the fault point and relay. Wavelet transform is used for analyzing power system fault transients in order to capture the travel time. Performance of location algorithms for both single ended and two ended measurements is analyzed. Results of the performance studies on the algorithms for detection and the location with compensated and uncompensated lines are presented. The performance of the algorithm is tested in MATLAB simulation environment.


Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more