Skip to main content

Trichotomous Charge States: The Novel Trioinformatics Application of Neuroengineering Neuromathematics Notation to Express and Expound Polyphase Electrical Systems and Tri-State Buffers for Digital Circuit Design


Volume 3 Issue 4 September - November 2015
Research Paper
Trichotomous Charge States: The Novel Trioinformatics Application of Neuroengineering Neuromathematics Notation to Express and Expound Polyphase Electrical Systems and Tri-State Buffers for Digital Circuit Design
James Edward Osler II*
James Edward Osler II  
Faculty Member, Department of Curriculum and Instruction, North Carolina Central University (NCCU) School of Education, USA.
Osler II , J. E. (2015). Trichotomous Charge States: The Novel Trioinformatics Application of Neuroengineering Neuromathematics Notation to Express and Expound Polyphase Electrical Systems and Tri-State Buffers for Digital Circuit Design. i-manager’s Journal on Circuits and Systems, 3(4), 1-19. https://doi.org/10.26634/jcir.3.4.5926
Abstract
The narrative in this discourse provides the third part of an epistemological rational for the novel discipline of “Trioinformatics”. This novel application of trioinformatic notation in mathematical form is the continuation of the Trioinformatics article that appeared in the March–May i-manager’s Journal on Circuits and Systems,“Trichotomous Charge States” [denoted by the acronym “TCS”] use “Neuroengineering Neuromathematics Notation” as the explicative expression of Trioinformatics in “Polyphase Electrical Systems” and electronic “Tri–State Buffers”. Trioinformatics Neuroengineering also has broad applications when used as an innovative way of explaining the transition from trichotomous logic (Osler, 2015) into trichotomous Triple–I (Osler, 2013d) research questions and associated instrumentation [first introduced in the i-manager’s Journal on Mathematics as a part of the Tri–Squared Test (Osler, 2012a)]. Trioinformatics is an in–depth way of symbolically illustrating the law of trichotomy and a mathematically–grounded rational technique for explaining the ternary properties of electronic circuitry (Osler, 2015). The use of Trioinformatics also adds value to investigative inquiry through the efficacy of digital instruments and tools via eduscientifically–engineered (Osler, 2013) research designs (Osler, 2015). Additional research into trioinformatics and its neuroengineered neuromathematical notation will further advance in–depth investigations into the tripartite aspects of digital instrumentation and digital / electronic circuitry.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more