Skip to main content

Early, Demagnetization Assessment of PMSM Machine by Discrete Wavelet Transform


Volume 6 Issue 4 September - November 2018
Research Paper
Early, Demagnetization Assessment of PMSM Machine by Discrete Wavelet Transform
 S. Chatterji**
* Associate Professor and Head, Department of Electrical Engineering, Guru Nanak Institute of Engineering & Management, Hoshiarpur, Punjab, India.
** Group Director, Shri Guru Nanak Dev Education Trust, Dalewal, Hoshiarpur, Punjab, India.
Siddiqui, K. M., Chatterji, S. (2018). Early, Demagnetization Assessment of PMSM Machine by Discrete Wavelet Transform, i-manager's Journal on Circuits and Systems, 6(4), 16-25. https://doi.org/10.26634/jcir.6.4.15214
Abstract
Nowadays, in many applications, the Permanent Magnet Synchronous Motor (PMSM) has become an alternative to induction machines due to its reliability and excellent dynamic performance. Therefore, the PMSM are being used in the large variety of applications, especially in automotive or high power traction systems. In this motor, the diagnosis of magnetic status has become a challenging task for many researchers since a decade. Therefore, in this research paper an attempt has been made to solve the above problem and trying to diagnose magnetic demagnetization in the early stage precisely. The magnetic demagnetization of the PMSM has been diagnosed with the help of a proposed simulation model. In the simulation model, various stages of magnetic demagnetizations have been created by varying some physical parameters and have been diagnosed in the early stages by applying advanced wavelet transform technique. For diagnosis of magnetic demagnetization, two approaches have been used; first is the time domain technique and second is the time-frequency domain technique.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more