Skip to main content

Fault Location Estimation Systems: A Critical Review


Volume 5 Issue 3 June - August 2017 
Review Paper
Fault Location Estimation Systems: A Critical Review
A. Sanad Ahmed*, Mahmoud A. Attia**, Nabil M. Hamed***, 
* Deputy Project Manager, Siemens S.A.E, Egypt.
**,*** Assistant Professor, Department of Electric Power and Machines, Ain Shams University, Egypt.
**** Professor, Department of Electrical Power Engineering, Ain Shams University, Egypt.
Sanad, A. A., Attia, M. A., Hamed, N. M., Abdelaziz, A. Y. (2017). Fault Location Estimation Systems: A Critical Review. i-manager’s Journal on Circuits and Systems, 5(3), 17-30. https://doi.org/10.26634/jcir.5.3.13813
Abstract
Energy reliability is a critical aspect nowadays in energy management. Especially transmission system is considered a very essential part in the grid. Using transmission system all customers can get the energy needed for all applications on all voltage levels. So, if a fault occurs in the transmission system, this will lead to outages at customer side affecting all applications, such as hospitals, factories, schools, universities, and houses. To keep the transmission system reliable, all types of fault should be detected and located in a very short period to clear the fault and restore the energy again. This introduces the topic of fault location estimation in smart grids, which is not a new topic, but it is optimized and enhanced nowadays using the available technology. This paper presents several techniques used to detect fault location using different methodologies and algorithms, comparing them all, and finally stating the conclusion.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more