Skip to main content

Modelling, Simulation, and Harmonic Reduction of Five Level Diode ClampedInverter Fed Induction Motor Drive

Volume 5 Issue 2 March - May 2017

Research Paper

Modelling, Simulation, and Harmonic Reduction of Five Level Diode ClampedInverter Fed Induction Motor Drive

 Kuldeep Kumar**, V. K. Giri***
* Teaching-cum Research Scholar, Department of Electrical Engineering, IET, an autonomous institution of Dr. APJ Abdul Kalam Technical University, Lucknow, India.
** Professor, Department of Electrical Engineering, IET Lucknow, an autonomous institution of Dr. APJ Abdul Kalam Technical University, Lucknow, India.
*** Professor, Department of Electrical Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur, India.
Siddiqui, K. M., Sahay, K., Giri, V. K. (2017). Modelling, Simulation, and Harmonic Reduction of Five Level Diode Clamped Inverter Fed Induction Motor Drive. i-manager’s Journal on Circuits and Systems, 5(2), 41-50.https://doi.org/10.26634/jcir.5.2.13664

Abstract


In the present time, the multilevel inverters gained a large interest by the researchers due to proficient power conversion with multiple voltage steps and consequently improved power quality, higher electromagnetic compatibility, reduced switching losses, and better voltage capability. Generally, the multilevel inverters are widely used in the industries for high power and high voltage applications. The multilevel inverter topology synthesizes a sinusoidal voltage from several levels of voltages obtained from capacitor voltage sources. This paper presents a three phase five level diode clamped inverter fed induction motor drive. The simulation of the model has been done in the latest Matlab/Simulink environment. The proposed simulation model gives efficient results with reduced harmonics in the stator current of the motor. Further, the harmonic analysis of the inverter voltages has also been done. Furthermore, for reduction of significant harmonics, active filter has also been used. This proposed simulation model may be used in many power electronics and drive applications.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more