Skip to main content

Optimal Allocation and Sizing of PV Distributed Generations under Several Loading Conditions


Volume 7 Issue 1 December - February 2019
Research Paper
Optimal Allocation and Sizing of PV Distributed Generations under Several Loading Conditions
Mahmoud A. Attia*, Mohamed Ezzat**, Ibrahim M. Diaaeldin***
*_** Assistant Professor, Department of Electric Power and Machines, Faculty of Engineering, Ain Shams University, Cairo, Egypt.
*** Research Scholar, Department of Engineering Physics and Mathematics, Faculty of Engineering, Ain Shams University, Cairo, Egypt.
Attia, M. A, Ezzat, M., and Diaaeldin, I. M (2019). Optimal Allocation and Sizing of PV Distributed Generations under Several Loading Conditions. i-manager's Journal on Circuits and Systems , 7(1), 1- 13. https://doi.org/10.26634/jcir.7.1.15250
Abstract
This paper aims to reduce the power losses and improve system reliabilty through finding optimal number, location, and sizing of Photovoltaic Distributed Generations (PV-DG). The PV-DG is modeled as a negative load, draws reactive power from grid and injects real power to the grid. Optimum allocation of PV-DGs and their sizing is obtained by Harmony Search Algorithm (HS) and Teaching-Learning-Based Optimization (TLBO) approaches. IEEE 33-bus distribution system was successfully demonstrated by that approach. HS has proven its superiority against TLBO algorithm as it uses less DGs rating devices to enhance distribution system performance. The new contribution in this research is to optimize the number of DGs that does not operate with a given number of DGs (1 DG , 2 DG ,…..) as most of the previous works. Another contribution is to study the optimization under several loading conditions.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more