Skip to main content

Performance of Vector Controlled Dual Inverter Fed Open-End Winding Induction Motor Drive Using SVPWM Techniques


Volume 5 Issue 3 June - August 2017 
Research Paper
Performance of Vector Controlled Dual Inverter Fed Open-End Winding Induction Motor Drive Using SVPWM Techniques
M. Ranjit*, T. Brahmananda Reddy**, Surya Kalavathi M***
* Assistant Professor, Department of Electrical and Electronics Engineering, VNRVJIET, Bachupally, Hyderabad, Telangana, India.
** Head and Professor, Department of Electrical and Electronics Engineering, GPREC, Kurnool, Andhra Pradesh, India.
*** Professor, Department of Electrical and Electronics Engineering, JNTUH, Kukatpally, Hyderabad, Telangana, India.
Ranjit, M., Reddy, T. B., Suryakalavathi, M. (2017). Performance of Vector Controlled Dual Inverter Fed Open-End Winding Induction Motor Drive Using SVPWM Techniques. i-manager’s Journal on Circuits and Systems, 5(3), 10-16.https://doi.org/10.26634/jcir.5.3.13812
Abstract
In this paper, decoupled space vector based PWM techniques are proposed for vector controlled open-end winding induction motor drive. The proposed decoupled PWM techniques reduce the ripples in both stator current as well as in torque, unlike conventional PWM techniques. All the proposed decoupled SVPWM techniques are obtained by phase shifting the one inverter reference sinusoids by 1800 with respect to the other inverter reference sinusoids. A commonmode voltage is identified in the open-end winding induction motor drive. The proposed PWM techniques also reduce the common-mode voltage by great extent. To demonstrate the proposed work, several simulation studies have been carried out using MATLAB/SIMULINK and the corresponding results are reported and compared

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more