Skip to main content

A Review on Control Strategy of Wind Turbine With DFIG For Low Voltage Ride Through Capability


Volume 3 Issue 3 June - August 2015
Review Paper
A Review on Control Strategy of Wind Turbine With DFIG For Low Voltage Ride Through Capability
Mitali Gupta*, Ashok Kumar Pandey**
* PG Scholar, Department of Electrical Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur, India.
** Associate Professor, Department of Electrical Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur, India.
Gupta, M., and Pandey, A. K. (2015). A Review on Control Strategy of Wind Turbine With DFIG For Low Voltage Ride Through Capability. i-manager’s Journal on Circuits and Systems, 3(3), 38-44. https://doi.org/10.26634/jcir.3.3.4784
Abstract
Wind energy is a substantial source of renewable energy which has a potentiality of generating energy on a large scale. Developing this new technology becomes more demanding as variable speed wind turbine is highly efficient than the fixed one. DFIG is widely used in variable speed constant frequency wind energy generation system. These type of machines are controlled with the power converters connected to the rotor, where the controlled power is only a portion, approximately equal to the slip of the stator power. DFIG consists of an asynchronous machine, in which the stator is directly connected to the grid and the rotor is connected to the grid via two power electronic converters (back-to-back converter). This characteristic of DFIG has increased the wind energy penetration, but it is more prone to the electrical grid disturbances. This paper provides a review for the protection and control strategy to enhance the LVRT ability of a wind turbine driven DFIG. In this paper, three LVRT methods for protection of DFIG during low voltage events are explained. The three methods are crowbar, DC chopper, series dynamic resistances, and also two hybrid methods named DC chopper with crowbar and DC chopper with series dynamic resistance respectively

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more