Skip to main content

Catenary Wire Protection using Self Cleaning Property Nano Silica Coating and Impedance Protection Relay Technique


Volume 2 Issue 2 March - May 2014
Research Paper
Catenary Wire Protection using Self Cleaning Property Nano Silica Coating and Impedance Protection Relay Technique
K. N. Dinesh Babu*, Isaac Ramalla**, K. Mohan Reddy ***
*-** Research Scholar, Department of Electrical, Power and Energy, College of Engineering Studies, University of Petroleum & Energy Studies (UPES), Energy Acres, Dehradun, Uttarakhand, India.
*** Assistant Professor- Senior, Department of Chemistry, College of Engineering Studies, University of Petroleum & Energy Studies (UPES), Energy Acres, Dehradun, Uttarakhand, India.
Babu, K. N. D., Ramalla, I., and Reddy, K. M. (2014). Catenary Wire Protection using Self Cleaning Property Nano Silica Coating and Impedance Protection Relay Technique. i-manager’s Journal on Circuits and Systems, 2(2), 33-41. https://doi.org/10.26634/jcir.2.2.2977
Abstract
In this paper, an attempt to overcome the challenges in catenary wire protection, using the distance protection techniques has been made. A nano superhydrophobic coating is coated on the aluminum rod and copper plate, and the coating was showing an insulation property which can control few amount of transformer impedance to inject into the catenary line and can control dynamic variation of impedance which is discussed with a simple experiment in this paper. This even acts as a self-cleaning superhydrphobicity as 'natural lotus effect'.
Distance protection relays utilize the comparison of the measured impedance with the set impedance, and the result is utilized to decide, whether a fault has occurred or not. When a fault occurs, the magnitude of current increases, and that of the voltage decreases which results in a dip in impedance. When the measured impedance is lesser than the set impedance, then the distance protection relay will trip the breaker. This concept is perfect in most of the applications, but in catenary wire protection, the set impedance varies dynamically. The dynamic variation of the set impedance is due to the movement of electric locomotives where the locomotive transformer gets included in the circuit dynamically. The theoretical solution towards this concept is proposed in this paper.


Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more