Skip to main content

Development of An Interface of Ac/Dc Power Supplies For Industrial Applications


Volume 2 Issue 3 June - August 2014
Research Paper
Qussay Al Janabi*, Jeffrey Fan**
* Master of Engineering degree, Electrical Engineering department, Tennessee State University (TSU), Nashville, USA.
** Associate Professor, Department of Electrical and Computer Engineering, Tennessee State University (TSU), Nashville, USA.
Janabi, Q, A., and Fan, J. (2014). Development of An Interface of Ac/Dc Power Supplies For Industrial Applications. i-manager’s Journal on Circuits and Systems, 2(3), 1-6. https://doi.org/10.26634/jcir.2.3.3152
Abstract
An Intelligent Power Supply (IPS) can operate on either AC or DC input power. If AC power is available, the system always uses AC power. The power supplies use AC power first and then switch to DC power automatically if AC power fails or is not present. When the AC power returns alive, the DC power source will convert to AC again. Such an IPS will consume less energy and be more cost effective in the industry. The development of an IPS needs a new version of the firmware for a universal interface of SAP (Systems, Applications, and Products) in data processing. The new version needs to provide a programming interface between an IPS and the computer. In this paper, the programming interface, iPort/AFM, is used to connect I2C host adapter with ASCII Fast Mode control. The iPort/AFM works with Windows or non-Windows based host computers. It supports both standard (100Kbps) and fast (400Kbps) Inter-Integrated Circuit (I2C) bus speeds with the I2C Interrupt signal. Controlled with a simple ASCII command interface, this adapter supports RS-232 with baud rates up to 115.2K/sec. It includes a high performance processor for improved throughput with low overhead. Moreover, the proposed interface can be used in DOS, UNIX, SGI, Windows, and Linux. The end product in industrial applications includes an adapter unit, software, cables, and a global power supply

Comments

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...