Skip to main content

Differently Paired Current Feedback for Common Mode Stability in High Performance Two Stage CMOS Amplifiers


Volume 1 Issue 4 September - November 2013
Research Paper
Differently Paired Current Feedback for Common Mode Stability in High Performance Two Stage CMOS Amplifiers
Guanglei An*, Chris Hutchens**, Robert.L.Renneker II***
* Ph.D Scholar at Oklahoma State University in the MSVLSI design group.
** Faculty,School of Electrical and Computer Engineering at the Oklahoma State University.
*** Faculty of the School of Aerospace and Mechanical Engineering at The University of Oklahoma.
Guangleian, Hutchens, C., and Rennaker II, R. L. (2013). Differently Paired Current Feedback for Common Mode Stability in High Performance Two Stage CMOS Amplifiers. i-manager’s Journal on Circuits and Systems, 1(4), 1-5. https://doi.org/10.26634/jcir.1.4.2589
Abstract
A robust method for stabilizing Fully Differential (FD) two stage amplifiers is presented in Figure 2(c) which is fast, guaranteed latch free, low offset while offering simpler tracking of compensation with some increase in power dissipation. Submicron processes with supply voltages ranging from 0.7 to 1.2 V place an ever increasing demand for efficient use of analog supply budget headroom, Common Mode (CM) offset (VOSCM ), differential offset (Vos), and noise erode dynamic range. Common Mode (CM) offset is an often overlooked error contribution of the CM feedback amplifier. The desirable qualities of a CM amplifier are, fast settling, latch up free operation under all transient conditions while being low power, contributing low noise, low VADCs to FD circuits, i.e. pipeline  (Analog-to-Digital Convertors). It  is widely known that, current feedback can be fast, limited only by the current gain bandwidth of the process [1,2]. The proposed CM current amplifier in Figure 2(c) avoids latching states while maintaining Common Mode FeedBack (CMFB) loop stability and simplifying CMFB compensation.

Comments

Post a Comment

Popular posts from this blog

An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive

Volume 2 Issue 1 December - February 2014 Research Paper An improved Multilevel Inverter with Lesser Number of Switches for An Induction Motor Drive Ayyappa Srinivasan M G*, Nirmal Singh** *Assistant Professor, Department of Electrical and Electronics Engineering, St.Mother Theresa Engineering College, Tuticorin, India. **Professor, Department of Electronics and Communication Engineering, V.V. College of Engineering, Tisayanvilai, India Srinivasan, A.M.G and Singh, N. N (2014). An Improved Multilevel Inverter With Lesser Number of Switches for an Induction Motor Drive.  i-manager’s Journal on Circuits and Systems , 2(1), 7-14.  https://doi.org/10.26634/jcir.2.1.2783 Abstract An improved three level inverter scheme, with less number of switches, having the features of common mode voltage elimination, DC link capacitor voltage balancing, and minimization and equalization of voltage stress across the switches, for an open end winding induction motor drive, h...
Post a Comment
Read more

Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop

Volume 1 Issue 4 September - November 2013 Research Paper Reduced Wirelength-Based Low Power Performance of Multibit Flip-Flop M.Karthick*, S. Vijayakumar** *PG Scholar, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. **Associate Professor, Department of Electronics and Communication Engineering, Paavai Engineering College, Namakkal, India. Karthick, M. and Vijayakumar, S. (2013). Reduced Wire length-Based Low Power Performance Of Multibit Flip-Flop.  i-manager’s Journal on Circuits and Systems , 1(4), 22-26.  https://doi.org/10.26634/jcir.1.4.2593 Abstract Power reduction is a main parameter to design VLSI circuits. In this paper, to design a number of D-flip flop performing at the same time, the given clock signal is reduced using multi bit flip-flop. The multi bit flip flop is mainly used to improve the clock power for the given common clock signal and to reduce the switching power. This method is p...
Post a Comment
Read more

Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer

Volume 1 Issue 1 December - February 2013 Research Paper Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer S.Padmini*, Subransu Sekhar Dash**, S. Chandrasekhar***, Priyanka Vedula**** * Assistant Professor, SRM University. ** Professor and Head, Department of EEE, SRM University, Shruti. ***-**** B. Tech Student, SRM University. Padmini, S., Dash, S. S., Chandrasekhar, S. and Vedula, P. (2013). Fuzzy Logiccontrol Of Differential Protection For Large Power Transformer.  i-manager’s Journal on Circuits and Systems , 1(1), 10-15.  https://doi.org/10.26634/jcir.1.1.2194 Abstract Advances Differential prot ecti on system is us e d t o protect most of the power transformers in power systems. The protection system is based on the differential currents/voltages of the primary an d secondary of the transformers under fault conditions and under normal operating conditions. The inrus currents or the magnetizing currents are generated in the...
Post a Comment
Read more