Skip to main content

Fuzzy Based Power Flow Control in Grid connected Microgrid Consistingo of PV-PEMFC Hybrid System


Volume 2 Issue 1 December - February 2014
Research Paper
Mothiram Bhukya*, Naveen Bolisetti**, Chris Fook Sheng NG***, Ch. Ravi Kumar****
* -** Assistant Professor, EEE Department, SRKR Engineering College, Bhimavaram, Andhra Pradesh.
*** Assistant Professor, EEE Department, Acharya Nagarjuna University, Guntur, Andhra Pradesh.
Bhukya, M., Naveen, B., and Kumar, Ch. R. (2014). Fuzzy Based Power Flow Control in Grid Connected Microgrid Consisting of PV-PEMFC Hybrid System i-manager’s Journal on Circuits and Systems, 2(1), 22-27. https://doi.org/10.26634/jcir.2.1.2785
Abstract
This paper evaluates the performance of a fuzzy based power flow control of grid connected hybrid system. The hybrid system composed of a Photo Voltaic (PV) array and a Proton Exchange Membrane Fuel Cell (PEMFC) is considered. The Photo Voltaic (PV) array normally uses a Maximum Power Point Tracking (MPPT) technique to continuously deliver the highest power to the load when there are variations in irradiation and temperature which make it become an uncontrollable source. In coordination with PEMFC, the hybrid system output power becomes controllable. Two operation modes, the Unit -Power Control (UPC) mode and the Feeder-Flow Control (FFC) mode, can be applied to the hybrid system. In the UPC mode, variations in load demand are compensated by the main grid because the hybrid source output is regulated to reference power by using an adaptive fuzzy controller. The proposed operating strategy with a flexible operation mode change always operates the PV array at maximum output power and the PEMFC in its high efficiency performance band, thus improving the performance of system operation, enhancing system stability, and decreasing the number of operating mode changes. This new control concept is demonstrated with extensive MATLAB/Simulink simulation studies.

Comments

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...