Skip to main content

Fuzzy Logic Controller for Three Phase Neutral Point Clamped Inverter with PV System


Volume 4 Issue 4 September - November 2016
Research Paper
Fuzzy Logic Controller for Three Phase Neutral Point Clamped Inverter with PV System
Romi Choudhary*, A.N. Tiwari**
* PG Scholar, Department of Power Electronic and Drives Engineering from Madan Mohan Malaviya University, Gorakhpur, India.
** Associate Professor, Department of Electrical Engineering, Madan Mohan Malaviya University of Technology, Gorakhpur, India.
Choudhary, R., and Tiwari, A.N. (2016). Fuzzy Logic Controller for Three Phase Neutral Point Clamped Inverter with PV System. i-manager’s Journal on Circuits and Systems, 4(4), 6-11. https://doi.org/10.26634/jcir.4.4.12393
Abstract
The main contribution of the paper is the proposal of Fuzzy Logic Controller (FLC) for three phase transformerless neutral point clamped inverters to eliminate harmonics in photovoltaic systems without requiring any modification on the multilevel inverter or any additional hardware. Multilevel level inverter technology has been widely used in the high power Medium voltage energy control systems [1]. In this paper, the authors have proposed a Fuzzy Logic Controller for three phase neutral point clamped inverter with PV system. They have used the neutral point clamped inverter in this paper because NPC inverter results in the low frequency voltage harmonics in the NP, which is the point between the two DC-link capacitors [7]. In primary side, PV system eliminates the harmonics by using the FLC, and the voltage controller is to produce regulated output voltage with low distortions under all loading conditions. A Fuzzy Logic Controller is developed by using MATLAB/SIMULINK for the chosen inverter having applications in the PV system. FLC is found to have better performance. This paper presents a methodology to generate gating signal to control NPCVSI using MATLAB/SIMULINK.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more