Skip to main content

OFCC Based Shadow Filter


Volume 4 Issue 2 March - May 2016

Research Paper

OFCC Based Shadow Filter

Prashant Gola*, Prateek Tripathi**, Prateek Pahalwan***, Neeta Pandey****, Rajeshwari Pandey*****
*-*** UG Scholar, Department of Electronics and Communication Engineering, Delhi Technological University, Shahbad, Daulatpur, Delhi, India.
****-***** Associate Professor, Department of Electronics and Communication Engineering, Delhi Technological University, Shahbad, Daulatpur, Delhi, India.
Gola, P., Tripathi, P., Pahalwan, P., Pandey, N., and Pandey, R. (2016). OFCC Based Shadow Filter. i-manager’s Journal on Circuits and Systems, 4(2), 38-44. https://doi.org/10.26634/jcir.4.2.8101

Abstract

This paper proposes an Operational Floating Current Conveyor (OFCC) based shadow filter configuration. The operation of the filter is based on modifying filter performance parameters with the help of gain of active block. This flexibility makes it attractive in comparison to a design, where similar control is achieved by changing values of relatively larger number of components. The proposed filter uses four active blocks (OFCCs), two grounded capacitors, and four grounded resistors and helps achieve low pass controlled low pass, high pass and band pass response. The use of grounded passive components makes proposed configuration, attractive from integrated circuit realization viewpoint. The functionality of the proposed circuit is demonstrated through SPICE simulations using the 0.5 m CMOS process model of MOSIS (AGILENT). The proposed circuit can be readily used in today's multi-standard transceivers in the IF stage for the implementation of frequency agile filters, which offer higher configurability to the transceiver chain and the analog front-end towards various standards of the ever changing industry demands.

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more