Skip to main content

Performance Analysis of Optimized Tuned Controllerfor Load Frequency Control


Volume 5 Issue 1 December - February 2017
Research Paper
Performance Analysis of Optimized Tuned Controllerfor Load Frequency Control
Mahesh Singh*, D.D. Neema**, R. N. Patel***
* Research Scholar, Department of Electrical Engineering, Swami Vivekananda Technical University, Bhilai (C.G.), India.
** Professor, Department of Electrical Engineering, CIT, Rajnandgaon (C.G.), India.
*** Professor, Department of Electrical and Electronics Engineering, Shri Shankaracharya Technical Campus, Bhilai, India.
Singh, M., Neema, D. D., and Patel, R. N. (2017). Performance Analysis of Optimized Tuned Controller for Load Frequency Control. i-manager’s Journal on Circuits and Systems, 5(1), 36-43. https://doi.org/10.26634/jcir.5.1.13546
Abstract
The nonlinear nature of the system behavior has several disturbances due to which the stability of the system gets affected. Controlled operation of power systems is very critical and the most important factor is to achieve stable power system. For this reason, there is a need of different adaptive control techniques. Therefore, for obtaining lesser modeling error in the system, different intelligent control techniques are used, which improves the power system operation. PID controllers are most commonly used as it is simple in operation. Therefore, several tuning techniques like Genetic Algorithm (GA), Particle Swarm Optimization (PSO), and Simulated Annealing (SA) are being used for the optimum setting of PID controller parameters so as to improve the system stability. In this paper, the performance of different PID controller techniques is compared for four error minimization methods and is being applied to the load frequency control model that helps to identify optimum controller for an individual

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more