Skip to main content

Performance Analysis of Wind Energy Conversion System Employing DFIG


Volume 4 Issue 4 September - November 2016
Research Paper
Performance Analysis of Wind Energy Conversion System Employing DFIG
G. Pandu Ranga Reddy*, M. Vijaya Kumar**
* Associate Professor, Department of Electrical Engineering, G. Pullaiah College of Engineering and Technology, Kurnool, Andhra Pradesh, India.
** Professor, Department of Electrical Engineering, Jawaharlal Nehru Technological University Anantapur, Anantapuramu, Andhra Pradesh, India.
Reddy, G. P. R., and Kumar, M.V. (2016). Performance Analysis of Wind Energy Conversion System Employing DFIG. i-manager’s Journal on Circuits and Systems, 4(4), 12-18. https://doi.org/10.26634/jcir.4.4.12394
Abstract
In the socio-economic development, the requirement of energy is considered as the most essential element. Renewable energy sources can play an enormous role to fulfill this need of energy. These sources will not only improve independency of energy, but also help in many ways, such as mitigation of climate change, swift development of rural areas, improved health status, and will be the best way to move towards sustainable development. Among all the renewable energy sources, the wind energy plays a key role to reduce fossil fuels dependency and acts as a helpful tool to conflict global warming. Wind energy is indeed a form of solar energy produced by differential heating on the earth surface. Wind's kinetic energy can be captured and converted into electricity via wind turbines. This paper presents the analysis of wind energy conversion system employing DFIG when it is connected to the grid. The Back to Back Voltage Source Converter is used for converting the unregulated generated AC into regulated AC. The sinusoidal pulse width modulation technique is used for generating the control pulses to the converter

Comments

Post a Comment

Popular posts from this blog

Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level

Volume 1 Issue 2 March - May 2013 Research Paper Fuzzy Based Power Quality Improvement In Grid Connected Microgrid At The Distribution Level Naveen Bolisetti*, Mothiram Bhukya** * Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. ** Department of Electrical and Electronics Engineering, SRKR Engineering college, Bhimavaram, Andhra Pradesh, INDIA. Bolisetti, N., and Ram, M. B. (2013). Fuzzy Based Power Quality Improvement In Grid Connected Microgrid at the Distribution Level.  i-manager’s Journal on Circuits and Systems , 1(2), 1-6.  https://doi.org/10.26634/jcir.1.2.2288 Abstract This paper suggests a new control strategy that consists of a grid interfaced four leg inverter control system using adaptive fuzzy controller for a 3-phase 4-wire distribution system that is capable of simultaneously compensating problems like power factor, current imbalance and current harmonics, and also of inject...
Post a Comment
Read more

Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs

Volume 5 Issue 4 September - November 2017 Research Paper Design and Implementation of Low Power ALU Using 8T Full Adder with FinFETs M. Chandra Sekhar Reddy*, P. Ramana Reddy** * Research Scholar, Department of Electronics and Communication Engineering, JNTUA, Anantapuramu, Andhra Pradesh, India. ** Professor, Department of Electronics and Communication Engineering, JNTUACEA, Anantapuramu, Andhra Pradesh, India. Reddy, M. C. S., and Reddy, P. R. (2017). Design and Implementation of Low Power ALU Using 8T Full Adder with FINFETS.  i-manager’s Journal on Circuits and Systems , 5(4), 8-14.  https://doi.org/10.26634/jcir.5.4.13939 Abstract An Arithmetic and Logic Unit (ALU) is an advanced circuit that performs number-crunching and rationale operations. ALU is an essential building piece of the focal preparing unit of a PC. The power, devoured by the ALU has a direct effect on the power disseminated from the processor. Thus, a plan is required to execute the ...
Post a Comment
Read more

Power Efficient Functional Units for High Speed Computations

Research Paper Power Efficient Functional Units for High Speed Computations B. Dinesh*, R. Jagadeesh**, M. Kathirvelu*** *,** PG Students, Department of ECE, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India. *** HOD & Professor, Department of Electronics and Communication, KPR Institute of Engineering and Technology, Coimbatore, Tamil Nadu. Dinesh, B. Jagadeesh, R. and Kathirvelu, M. (2013). Power Efficient Functional Units For High Speed Computations.  i-manager’s Journal on Circuits and Systems , 1(3), 13-18.  https://doi.org/10.26634/jcir.1.3.2443 Abstract Power consumed per unit switching activity in a CMOS based computational unit is greatly dependent on the power consumption of the sum and carry generation units. This paper is focussed on reducing area and PDP of the computational units through gate level and transistor level optimisation. At transistor level 6T Mux based CMOS-CPL XOR gates with stable rise and fall times ar...
Post a Comment
Read more